Skip to Content
Find More Like This
Return to Search

Reduced circuit implementation of encoder and syndrome generator

United States Patent

May 27, 2014
View the Complete Patent at the US Patent & Trademark Office
An error correction method and system includes an Encoder and Syndrome-generator that operate in parallel to reduce the amount of circuitry used to compute check symbols and syndromes for error correcting codes. The system and method computes the contributions to the syndromes and check symbols 1 bit at a time instead of 1 symbol at a time. As a result, the even syndromes can be computed as powers of the odd syndromes. Further, the system assigns symbol addresses so that there are, for an example GF(2.sup.8) which has 72 symbols, three (3) blocks of addresses which differ by a cube root of unity to allow the data symbols to be combined for reducing size and complexity of odd syndrome circuits. Further, the implementation circuit for generating check symbols is derived from syndrome circuit using the inverse of the part of the syndrome matrix for check locations.
Trager; Barry M. (Yorktown Heights, NY), Winograd; Shmuel (Scarsdale, NY)
International Business Machines Corporation (Armonk, NY)
13/ 168,559
June 24, 2011
STATEMENT OF GOVERNMENT INTEREST This invention was made with Government support under subcontract number B554331 awarded by the Department of Energy. The Government has certain rights in this invention.