Skip to Content
Find More Like This
Return to Search

Error detection method

United States Patent

June 11, 2013
View the Complete Patent at the US Patent & Trademark Office
An apparatus, program product, and method that run an algorithm on a hardware based processor, generate a hardware error as a result of running the algorithm, generate an algorithm output for the algorithm, compare the algorithm output to another output for the algorithm, and detect the hardware error from the comparison. The algorithm is designed to cause the hardware based processor to heat to a degree that increases the likelihood of hardware errors to manifest, and the hardware error is observable in the algorithm output. As such, electronic components may be sufficiently heated and/or sufficiently stressed to create better conditions for generating hardware errors, and the output of the algorithm may be compared at the end of the run to detect a hardware error that occurred anywhere during the run that may otherwise not be detected by traditional methodologies (e.g., due to cooling, insufficient heat and/or stress, etc.).
Olson; Eric J. (Reno, NV)
Board of Regents of the Nevada System of Higher Education (Reno, NV)
12/ 657,025
January 12, 2010
GOVERNMENT FUNDING This invention was made with support under Grant Number DMS-9902360, awarded by the U.S. Department of Energy; the United States federal government, therefore, has certain rights in the invention.