Skip to Content
Find More Like This
Return to Search

Agile high resolution arbitrary waveform generator with jitterless frequency stepping

United States Patent

May 11, 2010
View the Complete Patent at the US Patent & Trademark Office
Oak Ridge National Laboratory - Visit the Partnerships Directorate Website
Jitterless transition of the programmable clock waveform is generated employing a set of two coupled direct digital synthesis (DDS) circuits. The first phase accumulator in the first DDS circuit runs at least one cycle of a common reference clock for the DDS circuits ahead of the second phase accumulator in the second DDS circuit. As a phase transition through the beginning of a phase cycle is detected from the first phase accumulator, a first phase offset word and a second phase offset word for the first and second phase accumulators are calculated and loaded into the first and second DDS circuits. The programmable clock waveform is employed as a clock input for the RAM address controller. A well defined jitterless transition in frequency of the arbitrary waveform is provided which coincides with the beginning of the phase cycle of the DDS output signal from the second DDS circuit.
Reilly; Peter T. A. (Knoxville, TN), Koizumi; Hideya (Oakridge, TN)
UT-Battelle, LLC (Oak Ridge, TN)
12/ 100,011
April 9, 2008
STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT This invention was made with government support under Contract No. DE-AC05-00OR22725 awarded by the U.S. Department of Energy. The government has certain rights in this invention.