Skip to Content
Find More Like This
Return to Search

INTERNAL PARALLELISM IN A PARALLEL DISCRETE EVENT SIMULATION FOR SPACE SITUATIONAL AWARENESS

United States Patent Application

20130124174
A1
View the Complete Application at the US Patent & Trademark Office
Lawrence Livermore National Laboratory - Visit the Industrial Partnerships Office Website
An internally parallel PDES ("IP-PDES") system performs logical processes in parallel and further performs the internal processing of at least one logical process in parallel. Because the IP-PDES system is PDES-based, each logical process may have its processing performed in parallel with the other logical processes. The IP-PDES system allows for certain logical processes to be designated as internally parallel meaning that the logical process, referred to as an IP logical process, has its internal processing also performed in parallel. The IP-DES system allocates multiple nodes for such an IP logical process so that executable code of the IP logical process executes in parallel at the allocated nodes to simulate the occurrence of an event. Internal parallelism within a PDES may help overcome resource limitations and help speed up the overall simulation.
Jefferson, David R. (San Ramon, CA), Pertica, Alexander (Livermore, CA), Brown, Matthew C. (Seattle, WA), De Vries, Willem H. (Livermore, CA), Fasenfest, Benjamin J. (Union City, CA), Horsley, Matthew A. (Danville, CA), Jiang, Ming (Dublin, CA), Leek, James R. (Livermore, CA), Levatin, JoAnne L. (Livermore, CA), Nikolaev, Segei (Sacramento, CA), Olivier, Scot S. (Livermore, CA), Phillion, Donald William (Dublin, CA), Springer, Harry K. (Pleasanton, CA)
13/ 488,377
June 4, 2012
STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH [0002] The United States Government has rights in this invention pursuant to Contract No. DE-AC52-07NA27344 between the U.S. Department of Energy and Lawrence Livermore National Security, LLC, for the operation of Lawrence Livermore National Laboratory.